Nanoepitaxy of GaAs on a Si(001) substrate using a round-hole nanopatterned SiO 
Introduction
The deposition of direct-band-gap materials on Si substrates is desirable for optoelectronic integrated circuit applications. III-V materials are used to meet advanced technological requirements, while maintaining a Si substrate as the platform [1] [2] [3] [4] [5] [6] [7] . The deposition of GaAs on a Si substrate via metal-organic vapor-phase epitaxy has received a lot of interest due to its low cost, low weight, low carbon footprint, good thermal conductivity, and large-area integration with the commercial Si-based semiconductor industry [1] [2] [3] [4] . However, GaAs deposited on a Si substrate has poor film quality due to a 4% lattice mismatch (a Si = 5.43Å, a GaAs = 5.65Å), 60% thermal expansion coefficient mismatch (α Si = 2.3 × 10 −6 K −1 , α GaAs = 6.6 × 10 −6 K −1 ), and polarity mismatch [5] [6] [7] . The thermal expansion coefficient of GaAs is larger than that of Si, causing tensile strain. The employment of a low temperature at the initial growth stage and a high Content from this work may be used under the terms of the Creative Commons Attribution-NonCommercialShareAlike 3.0 licence. Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI. temperature at the main growth stage, called two-step growth, can reduce strain [6] [7] [8] [9] . The strain can be reduced using a thin epilayer [5] [6] [7] [8] . Theoretical models propose the possibility of strain relief by decreasing the initial epitaxial areas to the nanoscale regime [10] [11] [12] [13] .
Many dislocations appear in the GaAs layer. In order to inhibit the upward propagation of threading dislocations, many studies have proposed using methods such as graded buffer layers, thermal cycle annealing, and adopting a short-period strained layer superlattice [8, 14, 15] . A SiGe graded buffer layer was used to decrease the lattice mismatch and thus reduce dislocations [8] . A strained layer superlattice effectively decreases the threading dislocation density by generating additional stress. During thermal cycling annealing treatment, a GaAs layer is subjected to large temperature oscillations and periodically switches between the compressed and tensile states, thus reversing the motion of dislocations. However, graded buffer layers and thermal cycle annealing processes are time-consuming, and a strained layer superlattice leads to poor reproduction in control studies. In spite of the uses of complex thermal cycling annealing and strained layer superlattice processes for GaAs deposited on a planar Si substrate, the etching pit density still remains about 1.2 × 10 6 cm −2 [14, 15] . Vanamu et al reported the etching pit density could be decreased to 6 × 10 5 cm −2 for GaAs/Ge/Si x Ge 1−x on a sub-micro patterned Si substrate [16] . An alternative is to use a high-aspect-ratio nanopatterned Si substrate with SiO 2 as a mask. A high-quality GaAs thin film could be fabricated with a low etching pit density and a low strain.
In this work, GaAs was deposited on a 55 nm round-hole nanopatterned Si(001) substrate with SiO 2 as a mask, called a RNS Si(001) substrate, by metal-organic vapor-phase epitaxy (MOVPE). The nanoepitaxial growth technique is compatible with the commercial requirements of low etching pit density and small epilayer thickness (<1 µm). The SiO 2 mask is expected to stop the spread of dislocations. Samples of GaAs deposited on a RNS Si(001) substrate and a planar Si (001) substrate, respectively, were characterized using high-resolution x-ray diffraction (XRD), photoluminescence spectroscopy (PL), Raman spectroscopy, Hall measurements, transmission electron microscopy (TEM), and field-emission scanning electron microscopy (FESEM).
Experimental details
In this study we used 300 mm p-type Si(001) substrates. Figure 1 (a) shows a cross-sectional schematic of the patterned substrate fabrication process. A SiO 2 film was formed by thermal oxidation on Si(001) substrate. A 55 nm round-hole pattern with a photoresist was defined by 193 nm immersion lithography. Reactive ion beam etching was subsequently used to etch the defined patterns. After a standard surface cleaning step, a 55 nm pattern with an aspect ratio of 4.7 (aspect ratio = trench-height/trench-width) was fabricated with SiO 2 as a mask on Si(001) substrates. The trench-width is the width of the trench necking region. The thermal desorbing procedure was run at 1073 K in situ in an Aixtron MOVPE reactor. Subsequently, low-temperature GaAs nucleation layers were selectively grown on patterned and planar Si(001) substrates at 623 K and a low pressure of 37.5 Torr with a growth rate of 10 nm min −1 . A high-temperature GaAs buffer layer was selectively grown at 923 K and a pressure of 75 Torr with a growth rate of 20 nm min −1 . Trimethyl Ga and AsH 3 were used as precursors in the H 2 ambient. GaAs was selectively deposited in the hole areas until the film began coalescing at the surface. There is no adsorption of Ga or As atoms on the SiO 2 mask. Figure 1(b) shows a FESEM of a sample of GaAs selectively deposited on a RNS Si(001) substrate. Figure 1(c) shows that the diameter of the round holes is around 55 nm and that the distance between adjacent holes is about 55 nm. When the merging process had finished, a continuous film was created, as shown in Figure 2 . FESEM images of (a) GaAs deposited on a RNS Si(001) substrate and (b) GaAs deposited on a planar Si(001) substrate. figure 1(d) . A 900 nm-thick GaAs epilayer was deposited on a RNS Si(001) substrate and a planar Si(001) substrate, respectively. To estimate the defect pit density in the two samples, the etching pit density was determined. The samples were immersed in molten KOH solution at 623 K for 2 min and then the standard cleaning steps were used to clean the sample surface. Cross-sectional TEM images were recorded using an FEI Tecnai F20 microscope operated at 200 kV. The carrier concentration of the samples was analyzed by Hall measurements (Bio-Rad, HL5500PC) using the Van der Pauw method. The XRD measurements of the ω/2θ scan rocking curve were performed on a Bede D1 four-crystal diffractometer using Cu Kα radiation. The room-temperature PL and Raman spectra were measured using a Jobin Yvon LabRAM HR system with an argon laser at 514 nm as the excitation source.
Results and discussion
Figure 2(a) shows a FESEM image of a sample of GaAs deposited on a RNS Si(001) substrate. The GaAs surface is uniform and mirror-like with almost no cracks. For comparison, the GaAs grown on a planar Si(001) substrate under the same growth conditions was used as a control sample; its FESEM image is shown in figure 2(b) . In previous reports, the etching pit density of a GaAs epitaxial layer on a planar Si(001) substrate was reduced to 1.2 × 10 6 cm −2 using complex thermal cycle annealing and superlattice processes [14, 15] . A study reported an etching pit density of as low as 2×10 6 cm −2 for GaAs on a Si planar substrate using a complex Ge/GeSi buffer layer [17] . Another study found etching pit densities for GaAs/Ge/Si x Ge 1−x on sub-micro patterned and planar Si substrates of 6 × 10 5 cm −2 and 4 × 10 7 cm −2 , respectively [16] . In this study, the etching pit densities evaluated from the GaAs deposited on RNS and planar Si(001) substrates were 3.3 × 10 5 cm −2 and 8.7 × 10 6 cm −2 , respectively. Compared with the etching pit density of GaAs deposited on a planar Si(001) substrate, that of GaAs on a RNS Si(001) substrate is about one order of magnitude lower. Figures 3(a) -(c) show a cross-sectional TEM image, a selected-area electron diffraction pattern, and a highresolution image of the pattern sidewall region of GaAs deposited on a RNS Si(001) substrate, respectively. As shown in figure 3(a) , the non-uniform point, marked as 'A', represents a defect. The threading segments, marked as 'B', represent dislocations which were generated during the epitaxial process. Misfit dislocations appear at the GaAs/Si interface and there are no new dislocations generated from the SiO 2 walls. As shown in figure 3(c) , the stacking faults of GaAs atoms form new dislocations during the early stage growth of the GaAs nucleation layer, and these act as sources of active threading dislocations. Misfit dislocations and threading dislocations are two types of dislocation generated in the cubic system of a zinc-blende (GaAs) and diamond crystal structure (Si) [6] . Misfit dislocations, pure edge dislocations with a Burgers vector parallel to the growth plane, accommodate the material mismatch between the epilayer and substrate [18] . Threading segments originate from the GaAs/Si interface and rise to the {111} plane, making an angle with the fundamental Si(001) substrate [6, 18] . Stacking faults and twins easily form on the preferred {111} plane due to it having the lowest surface facet energy and the largest plane spacing [19, 20] . During the GaAs epitaxial growth procedure, some stacking faults for GaAs on Si multiply or self-annihilate. A previous report indicated that a threading dislocation density of above 10 7 cm −2 for a 900 nm-thick epilayer decreased to 10 6 cm −2 when the film thickness was increased to above 4 µm [21] . In this study, the use of a RNS Si(001) substrate with an aspect ratio of 4.7 effectively reduced the number of thin-film dislocations for small epilayer thicknesses (<1 µm). The resultant lattice constant was measured to be 5.62Å at the trench necking region, as shown in figure 3(b) , which is very similar to that of natural GaAs (5.65Å). Furthermore, the diffraction pattern indicates no twin spots, confirming a lack of dislocations. The GaAs grown on a planar Si(001) substrate as a control sample is shown in figure 3(d) , a selected-area electron diffraction pattern is shown in figure 3(e) , and a high-resolution TEM image of its GaAs/Si interface is shown in figure 3(f) . The threading dislocations lead to the GaAs/Si interface stacking along the {111} plane and upward toward the film surface. The selective-area electron diffraction pattern from the dislocation region, marked as 'C', for the GaAs on a planar Si(001) substrate, is shown in figure 3 (e). Compared with figure 3(b) , the diffraction Figure 4 shows a schematic diagram of the dislocation trapping mechanism. The dislocations originate at the GaAs/Si interface. The SiO 2 walls are sufficiently high to obstruct the upward extension of the dislocations. Figure 2(b) shows a large number of antiphase domain boundaries, due to the polarity mismatch of GaAs and Si, on the GaAs surface [5, 6] . Compared with the rectangular-planar-shape trench bottom, the concave-shape trench bottom of the patterned Si substrate helps the formation of double steps, resulting in the suppression of antiphase domain boundaries [22] . The concave-shape bottom, related to the formation energetics of the double step on the substrate surface, facilitates surface step creation. Compared with GaAs on a Si(111) substrate with large number of vertical upward dislocations, the GaAs on a Si(001) substrate had fewer dislocations. Therefore, a low-defect-density thin film surface with almost no antiphase domain boundaries was created for GaAs deposited on a RNS Si(001) substrate.
To quantify the crystalline quality, a previous report found a 13% reduction of the XRD full width at half maximum (FWHM) value of the (004) reflection, from 890 to 775 arcsec, for GaAs grown on a planar Si substrate compared to that grown on a 2 µm patterned Si substrate, respectively [23] . In previous reports, although thermal cycle annealing was used, the FWHM value of the (004) XRD rocking curve for GaAs of thickness about 900 nm on a planar Si substrate was above 190 arcsec [8, 24] . Figure 5(a) shows the XRD rocking curves of the (004) reflection of the two samples. The FWHM values of the XRD rocking curve of GaAs on a RNS Si(001) substrate and a planar Si(001) substrate are 165 and 273 arcsec, respectively. A previous study reported a FWHM value of PL measurement of 33 nm for GaAs grown on a 270 nm-patterned Si [25] . Figure 5(b) shows the PL measurement results for the two samples obtained using a 514 nm laser as the excitation source. As shown in figure 5(b) , the FWHM values of PL measurements of GaAs on a RNS Si(001) substrate and a planar Si(001) substrate are 24 nm and 35 nm, respectively. The FWHM value of PL measurements of the reference undoped GaAs substrate is 22 nm, which is about 8.3% lower than that of GaAs on a RNS Si(001) substrate. The shorter tail of the PL shape on the low-energy side is related to the lower defect density. Therefore, the narrow FWHM of the PL spectra indicates a low defect density and good film quality. Compared with the FWHM values from XRD patterns and PL spectra of GaAs on a planar Si(001) substrate, those of GaAs on a RNS Si(001) substrate are reduced by 39.6 and 31.4%, respectively. The carrier concentrations of the samples of GaAs on a RNS Si(001) substrate and a planar Si(001) substrate are about 6 × 10 15 and 8 × 10 16 cm −3 , respectively. The carrier concentration of the reference undoped GaAs substrate is about 5 × 10 15 cm −3 , which is about 16.7% lower than that of GaAs on a RNS Si(001) substrate. A lower carrier concentration of a film corresponds to better film quality [6, 8, 9] . The results all indicate that the RNS Si(001) substrate improves GaAs film quality and decreases the defect density.
As shown in figure 5(c), the longitudinal optical peak positions of the Raman spectra for the samples of GaAs on a RNS Si(001) substrate and a planar Si(001) substrate are at 292 and 289 cm −1 , respectively. The reference Raman peak position of the undoped GaAs substrate is at 292 cm −1 . Thus, the Raman peak positions indicate a reduction of tensile stress in the GaAs epilayer by the RNS Si(001) substrate. As shown in figure 5(b) , the PL spectra show that the peak positions for the band gap emission of GaAs on a RNS Si(001) substrate and a planar Si (001) substrate are at 868.3 and 871.3 nm, respectively. The PL peak position of the reference undoped GaAs substrate is at 868.3 nm. There is no shift in the peak position of the PL spectra between the undoped GaAs substrate and the GaAs layer on a RNS Si(001) substrate. A figure, as shown in figure 5(b) , was inserted for the normalized and overlapping spectra to make this clear. Vanamu et al reported PL peak position shifts for GaAs/Ge/Si x Ge 1−x on sub-micro patterned and planar Si substrates of 868.3 and 872.4 nm, respectively [16] . The red shift could be due to the tensile strain caused by the mismatch of the thermal expansion coefficient between GaAs and Si [26] . The tensile stress decreases the band gap energy and lifts the valence band degeneracy [7, [26] [27] [28] . The PL spectra indicate a red shift for the sample of GaAs on a planar Si(001) substrate. This indicates a tensile stress reduction in the GaAs epilayer caused by the RNS Si(001) substrate.
Conclusion
The nanoepitaxy of GaAs on a RNS Si(001) substrate was discussed. TEM and SEM measurements confirm that the upward dislocations from the GaAs/Si interface were terminated by the high-aspect-ratio SiO 2 walls, creating a GaAs surface with a low etching pit density. The improvement in crystal quality, evidenced by a low carrier concentration and narrow FWHM of the XRD and PL results, is attributed to the RNS Si(001) substrate. The low epilayer thickness (<1 µm) and low thermal stress make the nanoepitaxy of GaAs on a RNS Si(001) substrate suitable for commercial applications.
